05-02-2018 08:17 AM
I am trying to get access to memory with more than 32 bits but it seems by default Vivado HLS tends to generate 32-bit bus for data access (and 32/64 bit bus for addresses). Is there any way to increase this to something like 128/256/512 wide data access?
I have attempted using custom data types from C lib of Vivado HLS but it seems that is incompatible with clc.h.
Also using datatypes like long2 does not change the interface width as per synthesis report.
The HLS pragmas on the interface are also not allowed for OpenCL so we cannot go change the interface type either.
The board I am using is Zync Ultarscale+ (zcu102).
05-02-2018 08:24 AM
You can increase the data with using vectored datatype in openCL. Please refer below example for more details:
05-02-2018 08:34 AM
Using the example from Repo, it still seems to be generating WDATA and RDATA of 32 bit rather than 128 bit (picture below).
I assume it reads the data in 32 bit chunk from memory and then starts processing it as whole 128 bit variable.
Is there any way to change the 32 bit WDATA and RDATA in itself?
07-02-2018 03:55 AM