UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Teacher xilinxacct
Teacher
374 Views
Registered: ‎10-23-2018

HLS COSIM : "Failure: NORMAL EXIT (note: failure is to force the simulator to stop)"

Jump to solution

When using the HLS cosimulator in VHDL RTL selection mode... it issue the message.. "Failure: NORMAL EXIT (note: failure is to force the simulator to stop)"

Using Verilog RTL selection mode, it works fine.

1) What is that message trying convey? How to avoid?

2) Is Verilog RTL selection better/preferred or more transparent to the testbench?

Thanks

0 Kudos
1 Solution

Accepted Solutions
Scholar drjohnsmith
Scholar
364 Views
Registered: ‎07-09-2009

Re: HLS COSIM : "Failure: NORMAL EXIT (note: failure is to force the simulator to stop)"

Jump to solution
the old VHDL that vivado uses by default, does not have a way to stop a simulation at a certain event, it assumes that all signals stop is the end of simulation.
Verilog does have a way to stop on an event.
the "get around" in the old vhdl was to cause a faliure,
which stops the simulator, but a bit abruptly with lots of warnigns as you have seen, it prints "Failure:"
The answer to that was to add the text to the output "Normal exit",
so on a good exit you see "Failure : Normal exit" , as you do,,,

A pain I know , but quiet all right.
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
1 Reply
Scholar drjohnsmith
Scholar
365 Views
Registered: ‎07-09-2009

Re: HLS COSIM : "Failure: NORMAL EXIT (note: failure is to force the simulator to stop)"

Jump to solution
the old VHDL that vivado uses by default, does not have a way to stop a simulation at a certain event, it assumes that all signals stop is the end of simulation.
Verilog does have a way to stop on an event.
the "get around" in the old vhdl was to cause a faliure,
which stops the simulator, but a bit abruptly with lots of warnigns as you have seen, it prints "Failure:"
The answer to that was to add the text to the output "Normal exit",
so on a good exit you see "Failure : Normal exit" , as you do,,,

A pain I know , but quiet all right.
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>