UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor ctan12
Visitor
591 Views
Registered: ‎11-06-2017

HLS Synthesis: Difference in C Simulation and C/RTL Cosimulation results

Jump to solution

Hi,

 

I have a rather simple matrix multiplication project which passes my testbench case in C simulation. But when I run the co-simulation my assert checking the output product fires off. I have dug down into the waves and while the data is being streamed in correctly, the WE signal to the buffers is not being set high at the correct time. I am using Vivado HLS 2017.2, can someone possibly point out my mistake?

 

 

0 Kudos
1 Solution

Accepted Solutions
Visitor ctan12
Visitor
759 Views
Registered: ‎11-06-2017

Re: HLS Synthesis: Difference in C Simulation and C/RTL Cosimulation results

Jump to solution

switching from an ap_axiu array to an ap_axiu hls::stream fixed it

1 Reply
Visitor ctan12
Visitor
760 Views
Registered: ‎11-06-2017

Re: HLS Synthesis: Difference in C Simulation and C/RTL Cosimulation results

Jump to solution

switching from an ap_axiu array to an ap_axiu hls::stream fixed it