UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
477 Views
Registered: ‎09-08-2017

HLS comprehensive problem

When I wrote the template matching code with vivado hls, it was verified that C simulation could pass, but in the C synthesis report, the clock seemed to be having problems. I think there may be a comprehensive optimization problems, who can help me?

C synthesis report as shown below, the code in the annex.

QQ截图20171221160334.jpg

0 Kudos
1 Reply
Teacher xilinxacct
Teacher
222 Views
Registered: ‎10-23-2018

Re: HLS comprehensive problem

@zz110

If you slow your clock does your design work? (e.g. give it more time to do the work in between) 

If so, not 'clock' issue per se.

 

0 Kudos