I can tell you from experience that the address lines can be registered (I forget under what conditions but you should see it in the finalized design starting at 3 or 4 cycles of latency). I've seen both the address and write data/write enable lines use registers. This is only obvious after synthesis/place/route if I recall since the tools can infer equivalent behavior from the type of code you've shown below (I'm fuzzy on this since it's been over a year since I had to deal with it). However the 'CE' lines will never be pipelined and this is a systematic issue with HLS. Xilinx has confirmed there is currently no solution for it and was the bane of one of my designs. 2016.2 supposedly reduced the levels of logic on those nets but I never verified that myself (I was using 2015.4 at the time). I ended up slowing the clock a little and over optimizing other parts of the FPGA to get those lines to close timing. I would also run phys_opt_design with the aggressive explore directive 3 times.