UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor abendig
Visitor
6,568 Views
Registered: ‎04-26-2013

Problems with UG 871 Vivado HLS Tutorial -Using HLS IP in a Zynq Processor Design

Hello

 

I'm hope i'm in the right forum.

 

So at the moment i want to do the Vivado HLS tutorial, especially this is the only tutorial who use HLS and the IP Integrator.

 

First the Lab files for "Using HLS iP in a Zynq Processor Design"  was incomplete but this probelm was solve with the last update of the files, but now i think the files are wrong
I want to archive the Lab #2 Streaming data between Zynq CPU and HLS accelerator blocks but when i go through the tutorial i get some error messages and warning messages.

 

So my first question is somewhere out there who programm successfully the tutorial?

 

The error messages are from the type BD41-66 Error running propagate TCL procdure : invalid comman name

and also i think the tutorial is wrong with the transform length of the fft block.

 

 

Kind regard

 

Achim

Tags (4)
0 Kudos
3 Replies
Adventurer
Adventurer
6,557 Views
Registered: ‎12-23-2012

Re: Problems with UG 871 Vivado HLS Tutorial -Using HLS IP in a Zynq Processor Design

I do not have any problem on ug871. Could you provide more details?
0 Kudos
Visitor abendig
Visitor
6,530 Views
Registered: ‎04-26-2013

Re: Problems with UG 871 Vivado HLS Tutorial -Using HLS IP in a Zynq Processor Design

Have you try this Lab with Zynq and the IP Integrator?

As i write in my first messages.

I think the length of the IP Blocks are wrong and

I get this strange TCL Message

BD41-66 Error running propagate TCL procdure : invalid command name

 

Achim

0 Kudos
Moderator
Moderator
6,521 Views
Registered: ‎04-17-2011

Re: Problems with UG 871 Vivado HLS Tutorial -Using HLS IP in a Zynq Processor Design

Are you using 2013.1 or 2013.2? This lab is supposed to be used with 2013.1 for IP Integrator flow. Did you see any error at the end of HLS IP generation (Step-1 of Lab-2)
Regards,
Debraj
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos