cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
1,006 Views
Registered: ‎07-19-2019

Which document I have to refer to do design using Vivado HLS 2019.1

Please provide document and its link which is used to design FPGA using Vivado HLS 2019.1

0 Kudos
8 Replies
hemangd
Moderator
Moderator
1,003 Views
Registered: ‎03-16-2017

shameera
Moderator
Moderator
963 Views
Registered: ‎05-31-2017

Hi manoranjinimg@gmail.com ,

Please check the below Design hub page which has complete information with respect to HLS.

https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0012-vivado-high-level-synthesis-hub.html

 

0 Kudos
872 Views
Registered: ‎07-19-2019

With reference to document ug871-vivado-high-level-synthesis-tutorial.pdf where I can find fir.c and related files?Which document I can find example C files that can be synthesizable?   Any header files required for this?  

If we are writing embedded software header files with all register initializations are generated by the tool itself based on the device selected.  But if we are using C code for FPGA how that will be converted into synthesizable hardware?

I have worked earlier with VHDL and verilog for the ACTEL devices

Provide document link where in which I can drag and pull the blocks and design as per my requirement. Is it possible to generate equivalent vhdl or verilog or c file of the block?

I have downloaded vivado HLS 2019.1 webpack(free license)  Please provide the details which works in this platform.

 

0 Kudos
u4223374
Advisor
Advisor
851 Views
Registered: ‎04-26-2015

>> But if we are using C code for FPGA how that will be converted into synthesizable hardware?

Magic. Or, rather, HLS. That's exactly what HLS does. Xilinx is unlikely to explain exactly how HLS does it.

>> Provide document link where in which I can drag and pull the blocks and design as per my requirement

You can't do this in HLS. HLS is for converting C to hardware; and C is not a "drag and drop" sort of language. Once you've done the HLS side then you can drag and drop the resulting IP cores in Vivado's block diagram.

>> Is it possible to generate equivalent vhdl or verilog or c file of the block?

The C equivalent is trivial; you write the C code to make the HLS block, so the "C equivalent" is just the code you've already written. The HLS simulation just compiles that C code with GCC.

0 Kudos
802 Views
Registered: ‎07-19-2019

 
0 Kudos
801 Views
Registered: ‎07-19-2019

 
0 Kudos
795 Views
Registered: ‎07-19-2019

I am talking about block level IP cores, that I can drag and drop. From this is it possible to generate vhdl or verilog or c code?
0 Kudos
aoifem
Moderator
Moderator
725 Views
Registered: ‎11-21-2018

Hi manoranjinimg@gmail.com 

UG871 explains where you can find fir.c and the other design files on page 8:

UG871_page8.PNG

Chapter 2, lab 1, step 4 tells you had to generate Verilog RTL, or how to change the language to your preferred choice: UG871_RTL.PNG

Regards,

Aoife
Product Application Engineer - Xilinx Technical Support EMEA


**~ Got a minute? Answer our Vitis HLS survey here! ~**

**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos