UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
186 Views
Registered: ‎09-16-2019

hls::cholesky_inverse

I'm trying to run C-synthesis for the given example hls::cholesky_inverse in Vivado HLS. After completing the synthesis, I found that the clock period did not meet the requirement. After exporting the RTL and running through synthesis and place and route, the following information is displayed:

#=== Final timing ===
CP required: 4.000
CP achieved post-synthesis: 3.362
CP achieved post-implementation: 4.444
Timing not met

What should I do to make the clock meet the requirements?

 

0 Kudos
1 Reply
Moderator
Moderator
73 Views
Registered: ‎05-31-2017

Re: hls::cholesky_inverse

Hi @liujiawei_0308 ,

Thanks for reporting this to us.

I was able to reproduce this issue at my end.

I have filed a CR and reported this to development.

0 Kudos