UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor ctstone
Visitor
691 Views
Registered: ‎06-11-2017

port size customization

Hi everyone, I'm new to HLS.

I'm designing crypto-based ip, therefore I need 256bit port size for input and output port.

Can I increase port ip size in HLS?

If I declare variable as int, I will only get 32 port size, which is not enough.

 

thanks!

 

 

0 Kudos
1 Reply
Scholar u4223374
Scholar
682 Views
Registered: ‎04-26-2015

Re: port size customization

Have a look in UG902 for information on "arbitrary precision" integers.

 

In C, you could use "uint256" to get a 256-bit wide port. In C++, it'll be ap_uint<256>.

0 Kudos