what is mean the actual ratio = 30%
is a percentage from the total number of slices on that FPGA (vertix 7)?
and what is the difference between
Without some context, it's not clear what your "actual ratio" question is about. Here is a document that will help you understand more about CLBs: