UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor onnerb
Visitor
2,552 Views
Registered: ‎02-22-2018

DRC Warning: RTSTAT-10 dbg_hub net(s) have no routable loads

Hi All,

 

I have instantiated a VIO and ILA custom debug core in my design and have successfully generated the bitstream and deployed it to the FPGA (Artix-7 xc7a35tcsg324-2L).

 

My design meets timing.

I am using Vivado (project mode) version v2017.4 (64-bit) on Windows 10 Pro

 

Everything works fine however I get the following DRC warning associated with the debug hub:

 

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub ......

 

I also get warnings in the VIO and ILA synthesis reports regarding "unconnected ports" which are clearly associated with the implementation DRC warning message.

 

Is this warning something that I should be concerned about?

Can someone please provide details on how I can resolve the warning message?

 

I have provided the following synthesis and drc reports:

 

1) ila.vds

The top level design report (Note: I named the project ila because this design is focused on evaluating the ILA debug core capability)

 

2) ila_drc_routed.rpt

The top level design DRC report

 

3) vio_0.vds

The VIO custom debug core synthesis report

 

4) ila_0.vds

The ILA custom debug core synthesis report

 

Hoping someone can assist me with this matter.

 

 

 

0 Kudos
4 Replies
Moderator
Moderator
2,488 Views
Registered: ‎01-16-2013

Re: DRC Warning: RTSTAT-10 dbg_hub net(s) have no routable loads

@onnerb

 

What is the output of report_route_status on complete design?

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug835-vivado-tcl-commands.pdf#page=1342

 

--Syed

 

 

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
Visitor onnerb
Visitor
2,478 Views
Registered: ‎02-22-2018

Re: DRC Warning: RTSTAT-10 dbg_hub net(s) have no routable loads

Hi Syedz,

 

I captured the report_route_status using several arguments (See attached and snippet below)

 

"ila_report_status_list_all_nets.rpt" lists the dbg_hug "Nets with No Loads"

 

Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        4615 :
       # of nets not needing routing.......... :        1232 :
           # of internally routed nets........ :        1195 :
           # of nets with no loads............ :          37 :
       # of routable nets..................... :        3383 :
           # of fully routed nets............. :        3383 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :

 

- SNIP SNIP SNIP -

 

Nets with No Loads:
  Total  : 39
  Parents: 37
  Parent Net Names:
    ILA_INST/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]
    ILA_INST/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]
    ILA_INST/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15]
    ILA_INST/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]
    ILA_INST/U0/sync_reg3
    ILA_INST/U0/trig_out_ack_reg
    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1]

    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO

    /SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft

    /aempty_fwft_i
    .....

    .....

 - SNIP SNIP SNIP -

 

Regards

Onnerb

 

 

 

0 Kudos
Moderator
Moderator
2,425 Views
Registered: ‎01-16-2013

Re: DRC Warning: RTSTAT-10 dbg_hub net(s) have no routable loads

@onnerb,

 

There is no routing error and all the nets seem to have routed successfully. The warning is on "No loads" on nets related to ILA.  Check the schematics and validate the connections. 

 

https://forums.xilinx.com/t5/Design-Tools-Others/ILA-don-t-display-probes/m-p/820228

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
Participant alexis_jp
Participant
92 Views
Registered: ‎09-10-2019

Re: DRC Warning: RTSTAT-10 dbg_hub net(s) have no routable loads

@syeds @syedz That's quite a different problem. We get RTSTAT-10 warnings, that means the ILA/dbg_hub aren't routed and will never work.

That's a Xilinx problem, ila/dbg_hub are Xilinx IP cores. Why don't their signals have load?!

 

0 Kudos