UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
682 Views
Registered: ‎04-11-2017

Errors during place design

Jump to solution

Getting the following error during the place design 

ERROR: [DRC 23-20] Rule violation (REQP-123) connects_CLKINSEL_VCC_connects_CLKIN1_ACTIVE - ............/..................../........../........../........./ila_mmcm/inst/mmcme3_adv_inst: The MMCME4_ADV with CLKINSEL tied high requires the CLKIN1 pin to be active.

 

I have connected the CLKIN1 to a valid source from a zynq pll

 

I Wanted to provide a 2x clock to the ILA so with the given clock provided the input to a mmcm and conneccted mmcm output to ILA

0 Kudos
1 Solution

Accepted Solutions
Scholar jmcclusk
Scholar
885 Views
Registered: ‎02-24-2014

Re: Errors during place design

Jump to solution

It sounds like there is a connection problem of some sort.   Load the routed design into Vivado,  find your MMCM in the netlist, and hit F4 to generate a schematic of the MMCM..   Then trace the connection on CLKIN1 backwards (by double clicking on the CLKIN1 pin) to see where the driver is located.  

Don't forget to close a thread when possible by accepting a post as a solution.
1 Reply
Scholar jmcclusk
Scholar
886 Views
Registered: ‎02-24-2014

Re: Errors during place design

Jump to solution

It sounds like there is a connection problem of some sort.   Load the routed design into Vivado,  find your MMCM in the netlist, and hit F4 to generate a schematic of the MMCM..   Then trace the connection on CLKIN1 backwards (by double clicking on the CLKIN1 pin) to see where the driver is located.  

Don't forget to close a thread when possible by accepting a post as a solution.