UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
779 Views
Registered: ‎04-13-2017

FPGA_implimentaion : not getting output on board

Hi,

I'm working on kintex-7 fbg676-1, 

currently in my design I'm running a 500MHZ clock(from differential input of 200MHZ, I'm generating 100MHz and from 100MHz I'm generating 500MHz), my aim is to get a strobe of 2ns, and I'm getting that in post-implementation simulation and pfa (all the timing constraints are also met.)

I'm not getting the strobe on the board.

what might be the reason?????

 

 

Screenshot (4).png
0 Kudos
3 Replies
Voyager
Voyager
746 Views
Registered: ‎06-24-2013

Re: FPGA_implimentaion : not getting output on board

Hey @yatish,

 

I'm not getting the strobe on the board.

What is your output buffer and what IO standard do you use?

 

what might be the reason?????

Without more information about the design, it's hard to tell, could be anything from ...

  • Wrong pin configuration
  • Misconfigured IO Buffer
  • Unpowered VCCO rail
  • Bad hardware or measurement

Best,

Herbert

-------------- Yes, I do this for fun!
0 Kudos
Adventurer
Adventurer
703 Views
Registered: ‎04-13-2017

Re: FPGA_implimentaion : not getting output on board

Hi,

Version:1.0 StartHTML:000000242 EndHTML:000019661 StartFragment:000019395 EndFragment:000019418 StartSelection:000019395 EndSelection:000019418 SourceURL:https://forums.xilinx.com/t5/forums/replypage/board-id/NewUser/message-id/48452Reply to Message - Community Forums Xilinx.com

  • Wrong pin configuration
  • pin configuration correct, I have given the 500MH clock generated from pll directly to that pin, its coming correctly

Version:1.0 StartHTML:000000242 EndHTML:000019750 StartFragment:000019484 EndFragment:000019507 StartSelection:000019484 EndSelection:000019507 SourceURL:https://forums.xilinx.com/t5/forums/replypage/board-id/NewUser/message-id/48452Reply to Message - Community Forums Xilinx.com

  • Misconfigured IO Buffer

I have designed the code, I didn't get any errors, I thought it will work.

 

 

Version:1.0 StartHTML:000000242 EndHTML:000019832 StartFragment:000019570 EndFragment:000019589 StartSelection:000019570 EndSelection:000019589 SourceURL:https://forums.xilinx.com/t5/forums/replypage/board-id/NewUser/message-id/48452Reply to Message - Community Forums Xilinx.com

  • Unpowered VCCO rail
  • This one I don't know, if you tell which file you need, I will send you that 

Version:1.0 StartHTML:000000242 EndHTML:000019926 StartFragment:000019656 EndFragment:000019683 StartSelection:000019656 EndSelection:000019683 SourceURL:https://forums.xilinx.com/t5/forums/replypage/board-id/NewUser/message-id/48452Reply to Message - Community Forums Xilinx.com

  • Bad hardware or measurement
  • I don't think so, because my 500MHz clock is coming on the same pin , when I put the bit file on board, i'm getting constant166MHz pulse, which is not expected.

Version:1.0 StartHTML:000000242 EndHTML:000020118 StartFragment:000019734 EndFragment:000019885 StartSelection:000019734 EndSelection:000019881 SourceURL:https://forums.xilinx.com/t5/forums/replypage/board-id/NewUser/message-id/48452Reply to Message - Community Forums Xilinx.com

I'm not getting the strobe on the board.

What is your output buffer and what IO standard do you use?

OBUF, 3.3V 

 

 

0 Kudos
Adventurer
Adventurer
688 Views
Registered: ‎04-13-2017

Re: FPGA_implimentaion : not getting output on board

Hi, I'm attaching code and constraints , please help me

0 Kudos