08-17-2020 11:53 AM
[Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design. Check whether you have instantiated and connected all of the top level ports.
[Common 17-69] Command failed: Placer could not place all instances
[Vivado 12-584] No ports matched 'TOP_LB'.
[Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Above are the two errors that caused the failure along with some of the top warning messages. I have all of the pins assigned in an xdc file based on locations in an Orcad schematic. Do I need to also assign them in Vivado? I do not how to reconcile the two, or even how to read the schematics in Vivado properly. There are leaf cells still there, they were not removed. What does it mean to make sure everything is instantiated? Does this refers again to the pin assignments in the XDC file?
If you have any other thoughts or suggestions to resolve the issue, please let me know and I can try to address it.
08-17-2020 12:53 PM
Look in your hierarchy/sources tab. Is it showing the correct top level entity? Look through the hierarchy. Is anything missing? Is the correct constraints file listed in the source tab? Open the synthesized design and then open the synthesized schematic. Do you see your ports? Does anything connect your input ports to your output ports?
08-17-2020 01:55 PM
08-18-2020 08:06 AM