UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor sylee119
Visitor
623 Views
Registered: ‎03-12-2018

How do I prevent ISE from automatically using BUFG in designs?

Jump to solution

Dear All,

 

How do I prevent VIVADO from automatically using BUFG in designs? 

My VIVADO is 2014.4.1 

Can I do it in the UCF file?

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
837 Views
Registered: ‎03-16-2017

Re: How do I prevent ISE from automatically using BUFG in designs?

Jump to solution

Hi @sylee119,

 

You can Apply (*CLOCK_BUFFER_TYPE  = "none" *) in RTL  to prevent clock buffer on any clock port. 

 

The CLOCK_BUFFER_TYPE attribute can be placed on any top-level clock port. It can be set only in the RTL. It is not supported in XDC. 

 

You can check the examples in UG901 page 36: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_4/ug901-vivado-synthesis.pdf        

 

>>Can I do it in the UCF file?

UCF files are used for ISE tool. XDC files are used for Vivado.

 

You may also try using the below setting to disable the buffer insertion on all clock nets.

set_param logicopt.enableBUFGinsertCLK 0

 

Regards,

hemangd

 

 

 

 

 

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
1 Reply
Moderator
Moderator
838 Views
Registered: ‎03-16-2017

Re: How do I prevent ISE from automatically using BUFG in designs?

Jump to solution

Hi @sylee119,

 

You can Apply (*CLOCK_BUFFER_TYPE  = "none" *) in RTL  to prevent clock buffer on any clock port. 

 

The CLOCK_BUFFER_TYPE attribute can be placed on any top-level clock port. It can be set only in the RTL. It is not supported in XDC. 

 

You can check the examples in UG901 page 36: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_4/ug901-vivado-synthesis.pdf        

 

>>Can I do it in the UCF file?

UCF files are used for ISE tool. XDC files are used for Vivado.

 

You may also try using the below setting to disable the buffer insertion on all clock nets.

set_param logicopt.enableBUFGinsertCLK 0

 

Regards,

hemangd

 

 

 

 

 

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.