Implementation strategy selection for a design with heavy usage of URAM and dsp
I am using vcu128 and vivado 2019.2 for a FPGA design with ~85% URAM and ~40% DSP utilization. The utilization of the rest of resource is <30%. I am trying to look for a better implementation strategy. Anyone has suggestions?