Initialize 2 D array VHDL

[fpgalearner]

Hi,

Is the initlazation correct?

type x1 is std_logic_vector(15 downto 0);
type x2 (1 downto 0) of x1;
signal Y :  x2:=((others=>'0'), (others=>'0')); 

is initilization is also same for this?

type slv16_array_t is array (integer range <>) of std_logic_vector(15 downto 0);
signal Y : slv16_array_t(1 downto 0):=((others=>'0'), (others=>'0')); 

or something else?

[prathikm]

Hi @fpgalearner,

Can you try something like this?

subtype x1 is std_logic_vector(15 downto 0);
type x2 is array (1 downto 0) of x1 ;
signal Y : x2:=((others=> (others=>'0')));

Thanks & Regards,
Prathik
-----------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helps to resolve your query.
Helpful answer -> Give Kudos
-----------------------------------------------------------------------------------------------

[fpgalearner]

hi @prathikm

I need actually for this case. Is this correct then?

type slv16_array_t is array (integer range <>) of std_logic_vector(15 downto 0);
signal Y : slv16_array_t(1 downto 0):=((others=> (others=>'0')));

[prathikm]

Hi @fpgalearner,

I guess this would work. But I am a bit confused about your usage. Do you have any RTL/test-case that you are working on?

type slv16_array_t is array (integer range <>) of std_logic_vector(15 downto 0);
signal Z : slv16_array_t(1 downto 0):=((others=> (others=>'0')));

Thanks & Regards,
Prathik
-----------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helps to resolve your query.
Helpful answer -> Give Kudos
-----------------------------------------------------------------------------------------------