UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor ilesgm
Visitor
725 Views
Registered: ‎04-18-2018

Memory leak during implementation with Vivado 18.1

Jump to solution

Dear All,

 

I have a Virtex-7 design that builds in Vivado 16.4 and 17.X, but during implmentation in 18.1 there seems to be a memory leak.  Peak memory usage is normally ~5GB, but with 18.1 the memory requirements keep increasing until the machine freezes.  I am using Centos-7 with 32GB of RAM.   I am not entirely sure how to debug this or whether it is even possible as a user.  I haven't found anything significant in the logs yet.  Any advice would be most welcome. 

 

Greg

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
941 Views
Registered: ‎02-07-2008

Re: Memory leak during implementation with Vivado 18.1

Jump to solution

@ilesgm, thanks for assistance. Issued reproduced with CR filed.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
3 Replies
Moderator
Moderator
717 Views
Registered: ‎02-07-2008

Re: Memory leak during implementation with Vivado 18.1

Jump to solution

@ilesgm, can you attached the implementation runme.log file? 

 

Are you able to submit a post-synthesis DCP that would enabled us to investigate this issue internally?

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Visitor ilesgm
Visitor
709 Views
Registered: ‎04-18-2018

Re: Memory leak during implementation with Vivado 18.1

Jump to solution

 

Thanks.  Logfile attached.  I'll work out how to submit a post-synthesis DCP later.  The last thing the log file mentions is overlapping p-blocks, but it hasn't been a problem in the past and it is just one of many warnings - but perhaps times have changed!

Moderator
Moderator
942 Views
Registered: ‎02-07-2008

Re: Memory leak during implementation with Vivado 18.1

Jump to solution

@ilesgm, thanks for assistance. Issued reproduced with CR filed.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------