UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
6,086 Views
Registered: ‎03-28-2014

Overlapping BRAM

Jump to solution

I am trying to understand the BRAM placement in one of my designs. The RAMB36E1 in orange is being used by a 10 Gigabit Ethernet core and the two RAMB18E1s in green are being used in a PCIe core. How is this possible? I was under the impression when a RAMB36E1 was implemented it used both of the RAMB18E1s contained within it.

Overlap.png

0 Kudos
1 Solution

Accepted Solutions
Adventurer
Adventurer
11,704 Views
Registered: ‎03-28-2014

Re: Overlapping BRAM

Jump to solution

Problem solved. The 10 Gigabit Ethernet was implemented out of context using hierarchical design and the PCIe IP sets LOCs for its BRAMS, which overlapped the ooc run.

0 Kudos
1 Reply
Adventurer
Adventurer
11,705 Views
Registered: ‎03-28-2014

Re: Overlapping BRAM

Jump to solution

Problem solved. The 10 Gigabit Ethernet was implemented out of context using hierarchical design and the PCIe IP sets LOCs for its BRAMS, which overlapped the ooc run.

0 Kudos