UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor danhdoanes
Visitor
2,422 Views
Registered: ‎02-08-2017

Problem with ucf file

Hi everyone,

I have a problem that is: if I remove I/O buffers (on Process Properties - Xilinx Specific Options), then I cannot Translate my design. From the .ucf file, it says some of my I/O is not found.

 

Can you guys give my some advice

Thanks in advance

0 Kudos
1 Reply
Highlighted
Explorer
Explorer
2,339 Views
Registered: ‎02-08-2017

Re: Problem with ucf file

I hope I understand your question right, but my first impression would be that you have assigned some pins in UCF files with I/O ports of your design. But in your design you have removed the I/O buffers so these ports are not connected any more to any logic. It can happen that the synthesis tool remove unconnected signals.

I wish if you clarify more about your UCF PIN assignment and your design I/O ports.

0 Kudos