UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie meg36
Newbie
180 Views
Registered: ‎04-25-2019

Regading IDELAYCTRL issue in Vivado IDE

I have attched the code in text file format, where we use IDELAYCTRL.

The bit file will get generate with the following critical warnings.

pic3.PNG

Hardware used: Kintex 7 - xc7k325tffg676-1

Please provide the solution.

0 Kudos
1 Reply
Moderator
Moderator
178 Views
Registered: ‎03-16-2017

Re: Regading IDELAYCTRL issue in Vivado IDE

hi @meg36 ,

Have a look into this thread. https://forums.xilinx.com/t5/Other-FPGA-Architectures/How-to-set-ODELAYE2-REFCLK-FREQUENCY-Attribute/td-p/922941

This may help you out. 

You will have to set the clock using create_clock constraint for ref_clock.

 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
0 Kudos