cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
mkru
Adventurer
Adventurer
297 Views
Registered: ‎10-16-2017

Report for optimized out logic.

Is there any way to generate a report for things that have been optimized out?
I can imagine that in such a report user would get an information what has been optimized out and why.

0 Kudos
5 Replies
dpaul24
Scholar
Scholar
284 Views
Registered: ‎08-07-2014

@mkru ,

Check the synthesis log file. Read it carefully.

------------FPGA enthusiast------------
Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer has solved your problem

0 Kudos
dsheils
Moderator
Moderator
232 Views
Registered: ‎01-05-2017

You can use the -debug_log switch in both Synthesis and Implementation stages which might give you more useful info in the logfile.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
mkru
Adventurer
Adventurer
218 Views
Registered: ‎10-16-2017

@dpaul24 , @dsheils 

Any useful regexes to search for?

0 Kudos
mkru
Adventurer
Adventurer
167 Views
Registered: ‎10-16-2017

@dsheils How to use the -debug_log switch? I do not see any information on it in the Tcl commands documentation and do not see it in the Synthesis settings in the GUI.

0 Kudos
dsheils
Moderator
Moderator
160 Views
Registered: ‎01-05-2017

Hi @mkru 

In the GUI you type it in in the More Options box:

dsheils_0-1618414698384.png

You can do the same for Implementation settings also if needed.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos