08-13-2013 12:00 PM
I got the following error while compiling the ZC706 hardware:
[LIT 693] Block 'MMCME2_ADV symbol "system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm"' has its target frequency, FVCO, out of range. Valid FVCO range varies depending on speed grade: 600MHz - 1200MHz(-1), 600MHz - 1440MHz(-2), 600MHz - 1600MHz(-3). The computed FCVO is a function of the input frequency CLKIN1_PERIOD, the division factor DIVCLK_DIVIDE, and the CLKFBOUT_MULT_F attribute (FVCO = 1000*CLKFBOUT_MULT_F/(CLKIN1_PERIOD*DIVCLK_DIVIDE)). The CLKIN_PERIOD attribute may have been set by ngdbuild based on the user specified PERIOD constraint. The current calculated FVCO is 222.727273 MHz.. However, I found that
FCVO = (1000 * CLKFBOUT_MULT_F (49.000)) /( DIVCLK_DIVIDE (11) * CLKIN1_PERIOD (5.000)) where its value is 890.90. However, the planahead reports the value to be 222.727273 = 890.90/4. I don't understand why it cause the problem.
08-13-2013 12:05 PM
08-19-2013 01:44 AM
When an MMCM is generated in Coregen or instantiated, some factors (Such as CLKFBOUT_MULT_F, CLKFBOUT_MULT_F) are fixed.
In DRC check for FVCO,
FVCO = 1000*CLKFBOUT_MULT_F/(CLKIN1_PERIOD*DIVCLK_DIVIDE)).
CLKIN1_PERIOD is from period constraint of UCF.
When you get this error message, the period constraint for the input of MMCM must be different from the frequency set in Coregen.
When you use the correct period constraint for the input of MMCM, the issue can be solved. Can you check that?