09-18-2018 01:21 AM - edited 09-18-2018 01:39 AM
I'm engaged in an Ultrascale FPGA based project with some huge hardware resource same channels. After Constraining with pblocks, during pblock drawing, i have strange problems for defining same size pblocks in some area of FPGA resources. Attached image shows my pblocks. Appending new same-shaped pblocks after third one to two existings yields problems for sizing and placing pblock rectangle. Due to this case, it force me to define some blank place between pblocks and this problem solved. My question is that why this problem arised when we know that FPGA is a Gate Array IC?
Thanks for advance
09-18-2018 07:23 AM
Can you please elaborate more on "Appending new same-shaped pblocks after third one to two existings yields problems for sizing and placing pblock rectangle"? Are you seeing any error message?
10-15-2018 10:58 AM - edited 10-15-2018 11:05 AM
I have not any problem message but what i see is the splitting pblocks with numbers higher than 3 by vivado tool. It means that tool does not behave same for same pblocks. If i follow a regular way for constraining same vhdl blocks by assigning pblocks, some places do not permit this regularity. This state and the problem with it exactly is my question particularly with a bias that we have a regular array in FPGA.
10-16-2018 01:45 AM
Can you share a test case which replicates the issue?