UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
1,409 Views
Registered: ‎05-16-2014

What Does ILOGIC and OLOGIC stand for?

Jump to solution

What does ILOGIC and OLOGIC stand for? What is it? Is it an IOB register?

 

Thanks

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
1,890 Views
Registered: ‎09-18-2014

Re: What Does ILOGIC and OLOGIC stand for?

Jump to solution

swimteam,

 

It doesn't really stand for anything in specific. You can think of it as a short form for any sort of "input logic" or "output logic". These "IOLOGIC" can basically consist of logic that modifies input or output data or clock to the way you want before you make use of them in your core design. For example, IOSERDES are IOLOGIC used to either serialize or deserialize your input or output stream. Another example is IDELAY and ODELAY elements, these let you program delays on your output or input data stream. Many times these blocks are used to meet clock to data requirements of the FPGA for interfaces such as those of ADCs. They just let you have more control over your inputs and outputs so you can adjust them to meet input or output skew/phase, DDR/SDR or other requirements of the devices being used for the interface. 

 

We have multiple application notes that make use of these elements and blocks. I also suggest if you have access to our software tools to generate example designs with our Select-IO wizard and look through them. Run the simulation see what each block is doing and how the input or output is being modified. If you need an even more break down you can manually instantiate these elements and blocks in your own HDL code and see what they do but to simulate you will need to know how to create your own little test bench. The example designs should come premade with test benches.

 

Regards,

T

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
1,400 Views
Registered: ‎08-01-2008

Re: What Does ILOGIC and OLOGIC stand for?

Jump to solution

its just a  primitive name refer this guide for details 
https://www.xilinx.com/support/documentation/user_guides/ug471_7Series_SelectIO.pdf

 

The ILOGIC block is located next to the I/O block (IOB). The ILOGIC block contains the synchronous elements for capturing data as it comes into the FPGA through the IOB

The OLOGIC block is located next to the I/O block (IOB). OLOGIC is a dedicated synchronous block sending data out of the FPGA through the IOB

Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Moderator
Moderator
1,891 Views
Registered: ‎09-18-2014

Re: What Does ILOGIC and OLOGIC stand for?

Jump to solution

swimteam,

 

It doesn't really stand for anything in specific. You can think of it as a short form for any sort of "input logic" or "output logic". These "IOLOGIC" can basically consist of logic that modifies input or output data or clock to the way you want before you make use of them in your core design. For example, IOSERDES are IOLOGIC used to either serialize or deserialize your input or output stream. Another example is IDELAY and ODELAY elements, these let you program delays on your output or input data stream. Many times these blocks are used to meet clock to data requirements of the FPGA for interfaces such as those of ADCs. They just let you have more control over your inputs and outputs so you can adjust them to meet input or output skew/phase, DDR/SDR or other requirements of the devices being used for the interface. 

 

We have multiple application notes that make use of these elements and blocks. I also suggest if you have access to our software tools to generate example designs with our Select-IO wizard and look through them. Run the simulation see what each block is doing and how the input or output is being modified. If you need an even more break down you can manually instantiate these elements and blocks in your own HDL code and see what they do but to simulate you will need to know how to create your own little test bench. The example designs should come premade with test benches.

 

Regards,

T

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Explorer
Explorer
1,376 Views
Registered: ‎05-16-2014

Re: What Does ILOGIC and OLOGIC stand for?

Jump to solution

Thanks both of you.

 

Swimteam

0 Kudos