cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
interqos
Newbie
Newbie
2,952 Views
Registered: ‎06-17-2012

design hierarchy and constraints

Hi,

When we apply the constraints on the low-level module, a SDRAM controller, both offset_in and offset_out constraints can take effect. When we apply the constraint of the top module, only the offset-out constraint can take effect. How can we apply the constraint correctly?

 

FYI, our target device is V6 and our ISE version is 12.4. My company is in Hong Kong. Can I contact the FAE in China by phone?

 

Thanks,

Ronald

0 Kudos
Reply
1 Reply
debrajr
Moderator
Moderator
2,925 Views
Registered: ‎04-17-2011

Check if you have set Keep Heirarchy as Yes in Synthesis Properties. Once done open the netlist and apply the constraints accordingly.
Regards,
Debraj
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Reply