UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Voyager
Voyager
294 Views
Registered: ‎10-12-2016

design not working as expected after Floorplan ?

Hi Friends,

I have many timing violations in my design that too on the intra paths, even though it worked for me. to reduce the timing i did Floor plan and timing also improved a lot almost 1000 nets violations got resolved, but my design is not working. Is it possible ?

May i know what could be the reasons for this?

NOTE: Any help or suggestions are highly appreciated. 

Thank You 

S Sampath

-Sampath
0 Kudos
5 Replies
Xilinx Employee
Xilinx Employee
253 Views
Registered: ‎02-27-2019

回复: design not working as expected after Floorplan ?

Hi @ssampath 

What's the meaning of "my design is not working"? I think a good way is debug your design . There are many IPs support such as ILA,VIO... You can check every signals in your design .

And you also set correct timing contraints, you can refer to it  . The less timing constraints in your design , the better it works. 

Hope it can help you.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Scholar dpaul24
Scholar
248 Views
Registered: ‎08-07-2014

Re: design not working as expected after Floorplan ?

@ssampath,

NOTE: Any help or suggestions are highly appreciated.

As mentioned in the above post, you must be specific to get help.

Did your design pass functional verification? Do you have a test-bench to verify your design?

I have many timing violations in my design that too on the intra paths, even though it worked for me.

It was working by chance at room-temp, you cannot be sure with such a design.

 

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
0 Kudos
Voyager
Voyager
241 Views
Registered: ‎10-12-2016

回复: design not working as expected after Floorplan ?

Hi @yangc ,

 

My design having processor, am unable to access the processor with JTAG after floor plan. Before Floor plan with Timing violations am able to access processor. 

-Sampath
0 Kudos
Xilinx Employee
Xilinx Employee
228 Views
Registered: ‎02-27-2019

回复: design not working as expected after Floorplan ?

Hi @ssampath ,

I don't confirm that floor plan result in the problem. How about copy the xdc file to other folder and delete constraints?Do you reproduce it? 

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Voyager
Voyager
220 Views
Registered: ‎10-12-2016

回复: design not working as expected after Floorplan ?

Hi @yangc ,

 

old xdc i keep it same but after adding the Floor plan i saved as new constraints file with fp.xdc. 

-Sampath
0 Kudos