UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Newbie marislim
Newbie
3,345 Views
Registered: ‎02-05-2010

emulating open faults

Hello. Good day to everyone.

 

we are currently doing a project on an FPGA based BIST using Spartan 3E starter kit and the Xilinx as our medium. Part of our objective is to test for open faults in our circuit. We were wondering where or during what stage would it be easier for us to emulate open faults in our circuit?

 

We would appreciate your helpful response to our dire need. Thank you! =)

0 Kudos
1 Reply
Historian
Historian
3,327 Views
Registered: ‎02-25-2008

Re: emulating open faults


marislim wrote:

Hello. Good day to everyone.

 

we are currently doing a project on an FPGA based BIST using Spartan 3E starter kit and the Xilinx as our medium. Part of our objective is to test for open faults in our circuit. We were wondering where or during what stage would it be easier for us to emulate open faults in our circuit?

 

We would appreciate your helpful response to our dire need. Thank you! =)


Etiquette tells us that you should not post the same question in EVERY SINGLE FORUM.

Jeez.

----------------------------Yes, I do this for a living.
0 Kudos