UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer tvgod2000
Observer
181 Views
Registered: ‎07-27-2018

is there a way to prevent OBUF from being mapped automatically, even if the variable is declared OUTPUT when coding?

Hi!

I am using ISE and I am using Verilog And I use Spartan6 SP605.

I'd like to ask you, is there a way to prevent OBUF from being mapped automatically, even if the variable is declared OUTPUT when coding?

What I want to do is to act as OUTPUT, but I don't want to do mapping and I want to see the results in P&R Simulation(about output).

0 Kudos
1 Reply
Highlighted
Observer blindobs
Observer
70 Views
Registered: ‎09-13-2018

Re: is there a way to prevent OBUF from being mapped automatically, even if the variable is declared OUTPUT when coding?

look for verilog attributes

(*dont_touch = "true"*)
(* KEEP = "TRUE" *)

 for keeping registers from being removed from synthesis tool if their output doen't drive any module output

0 Kudos