cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
9,202 Views
Registered: ‎05-03-2012

limit route_design iterations

Jump to solution

Hi All

 

please help to limit route_design iterations till exit

 

in 2015.3 only directives are described in User Guide (dont help)

 

in conguestion case I need to wait hours before see conflicts

 

Thank you

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Scholar
Scholar
17,123 Views
Registered: ‎06-14-2012

There is no way to decrease the number of route iterations. The tool does its best to meet your requirements and eoute it sucessfully.

You can do report_design_analysis -congestion to get some congestion statistics.

 

 

Regards

Sikta

View solution in original post

0 Kudos
8 Replies
Highlighted
Explorer
Explorer
9,197 Views
Registered: ‎04-28-2015

Hi @mikerez

 

Please check if 'incremental place and route' helps in your case.
Page 34 of http://www.xilinx.com/support/documentation/sw_manuals/xilinx2012_4/ug904-vivado-implementation.pdf

 

Thanks,

Tushar.

 

----------------------------------------------------------------------------------------------------------------------------
Please mark the post as an answer ("Accept as solution") in case it helped resolve your query.
Give kudos in case a post guided you to the solution.
This will help others in the long run

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
9,180 Views
Registered: ‎10-24-2013

Hi @mikerez

 

You can also refer to the video for quick reference.

http://www.xilinx.com/training/vivado/using-incremental-implementation-in-vivado.htm

 

The following document has a lab (lab-2) which explains the procedure with example design.

http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug986-vivado-tutorial-implementation.pdf

Thanks,Vijay
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Highlighted
Explorer
Explorer
9,168 Views
Registered: ‎05-03-2012

how incremental compilation could help limiting route_design iterations??

 

0 Kudos
Highlighted
Scholar
Scholar
17,124 Views
Registered: ‎06-14-2012

There is no way to decrease the number of route iterations. The tool does its best to meet your requirements and eoute it sucessfully.

You can do report_design_analysis -congestion to get some congestion statistics.

 

 

Regards

Sikta

View solution in original post

0 Kudos
Highlighted
Moderator
Moderator
9,034 Views
Registered: ‎01-16-2013

@mikerez,

 

You can use Flow_RuntimeOptimized implementation strategy  to reduce the iterations. Please check page number 153 in below Implementation user guide:

http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug904-vivado-implementation.pdf

 

--Syed

 

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Moderator
Moderator
9,033 Views
Registered: ‎01-16-2013

@mikerez,

 

If you want to limit iteration only on route_design then use the directive "RuntimeOptimized". Check page number 79 in same above User guide.

 

--Syed

 

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Explorer
Explorer
9,019 Views
Registered: ‎05-03-2012

no this dont impact iterations count

the answer is found

 

ps.  so many false answers from moderators and Xilinx employees, is it a big game for kudos?

0 Kudos
Highlighted
Scholar
Scholar
9,008 Views
Registered: ‎06-14-2012

@mikerez I think there was some confusion with runtime and phase iterations of the route process. So there were some incorrect pointers.

0 Kudos