UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Voyager
Voyager
435 Views
Registered: ‎10-12-2016

placement error even clock from IOB to PLL of same region ?

Jump to solution

HI Friends,

placement error even clock from IOB to PLL of same region ?

 

iob_pll_backbone.png

For any help or suggestions are highly appreciated.

Thank You

S Sampath

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
392 Views
Registered: ‎05-08-2012

Re: placement error even clock from IOB to PLL of same region ?

Jump to solution

Hi @ssampath.

The CLOCK_DEDICATED_ROUTE constraint can be set as indicated in the error, but this is not recommended.


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
---------------------------------------------------------------------------------------------
3 Replies
Moderator
Moderator
426 Views
Registered: ‎01-16-2013

Re: placement error even clock from IOB to PLL of same region ?

Jump to solution

@ssampath

 

The site IOB_X0Y141 for xc7k410tffg676-2 is not clock capable IO hence you are receiving the error. If you chage the port to clock capable IO (SRCC or MRCC) then you will not see the error message.

Capture.JPG

 

Check 7 series clocking resource user guide for more details:

https://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf#page=24

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
Voyager
Voyager
407 Views
Registered: ‎10-12-2016

Re: placement error even clock from IOB to PLL of same region ?

Jump to solution

HI @syedz

 

Thank You, but we are connecting this board to external. Now i don't have any option, Is there any fix for this ?

0 Kudos
Xilinx Employee
Xilinx Employee
393 Views
Registered: ‎05-08-2012

Re: placement error even clock from IOB to PLL of same region ?

Jump to solution

Hi @ssampath.

The CLOCK_DEDICATED_ROUTE constraint can be set as indicated in the error, but this is not recommended.


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
---------------------------------------------------------------------------------------------