reuse parameterised verilog modules in vivado design suite
I am trying to reuse the same module with different parameters passing in Verilog vivado, but not able to achieve. I am trying to reuse module1 at different times. Is there any possibility to reuse module with different parameters. Please assist me with this.