UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
3,320 Views
Registered: ‎11-11-2013

vivado zynq implementation error: [Drc 23-20] Rule violation

Jump to solution

Hi There,

I am using vivado 2016.2 in Win10 for zynq7020.

 

My clocking scheme is zynq PS FCLK_CLK0-- > input of clocking wizard IP input (Primitive PLL).

 

Synthesis is ok, but it failed in implementation.

 

[Drc 23-20] Rule violation (REQP-1712) Input clock driver - Unsupported PLLE2_ADV connectivity.- ***** with COMPENSATION mode ZHOLD must be driven by a clock capable IO.

 

 

Please help!

 

 

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
6,088 Views
Registered: ‎08-01-2008

Re: vivado zynq implementation error: [Drc 23-20] Rule violation

Jump to solution
Can you try running the design in latest Vivado tool

The ISE or Vivado design tools automatically select the appropriate compensation based on circuit topology. However in your case it looks like it chose this incorrectly as ZHOLD. When the clock input of PLL is coming from BUFG then the compensation factor should be BUF_IN.

Refer to page-85 of http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
6,089 Views
Registered: ‎08-01-2008

Re: vivado zynq implementation error: [Drc 23-20] Rule violation

Jump to solution
Can you try running the design in latest Vivado tool

The ISE or Vivado design tools automatically select the appropriate compensation based on circuit topology. However in your case it looks like it chose this incorrectly as ZHOLD. When the clock input of PLL is coming from BUFG then the compensation factor should be BUF_IN.

Refer to page-85 of http://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos