UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor zjywindwalk
Visitor
323 Views
Registered: ‎12-29-2018

why fdce placement si so far from it's driving cells IDDR?

Jump to solution

 Hi,

 I flopped the IDDR(#1 in the fig) output using FDCEs(#2 in the fig), but the tools select the FDCEs far from the IDDR, which cause setup violations. Why doesn't the tool choose the neighbor FDCEs, such as #3 in the fig? 

 

IMG_20190131_102723.jpg

 

 

Thanks,

Jevon

0 Kudos
1 Solution

Accepted Solutions
Visitor zjywindwalk
Visitor
184 Views
Registered: ‎12-29-2018

Re: why fdce placement si so far from it's driving cells IDDR?

Jump to solution
It is caused by the constrain, it works right now
0 Kudos
2 Replies
Voyager
Voyager
307 Views
Registered: ‎02-01-2013

Re: why fdce placement si so far from it's driving cells IDDR?

Jump to solution

 

First of all, you're not looking at the chip--you're looking at a graphical representation of the chip's major resources on a screen. And you can't see the connection dependencies and routing rules that must be followed by the tool, on the screen.

Secondly, if you think you can find a better placement for that item than the tool can, move it.  Select it, then drag it to where you want it. Save that modified design and then see what happens. Give it a go; you've got nothing to lose.

-Joe G.

 

Visitor zjywindwalk
Visitor
185 Views
Registered: ‎12-29-2018

Re: why fdce placement si so far from it's driving cells IDDR?

Jump to solution
It is caused by the constrain, it works right now
0 Kudos