cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Mahender
Observer
Observer
265 Views
Registered: ‎12-23-2020

AXI DMA and Dram

I am storing data in ps side ram using axi dma with the help of sdk. But the problem is every time I have to run the sdk. So, now i want to eliminate the sdk by writing controller module in verilog or hls. Is this possible..? How to do this..? Can you please help me out of this problem.

Thanks a lot in advance...!

0 Kudos
2 Replies
jack.lv
Observer
Observer
254 Views
Registered: ‎09-10-2018

maybe you can use  the S_AXI_HP0_FPD bus.

Please refer to the UG1085, from page441.

https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf

 

0 Kudos
Mahender
Observer
Observer
235 Views
Registered: ‎12-23-2020

Hi jack,

           At preset i am using that bus(S_AXI_HP0_FPD). But the initialisation of DMA and the addresses where we want to store the data and from where we read the data are all specified in the sdk only.Now, what i want is,in place of sdk code i have to write a module in hls or in verilog(I prefer HLS) which does all the functions specified above...is that possible...? if yes HOW..?

                                Can you please help me out in this regard..

Thanks in advacne...!

0 Kudos