cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
332 Views
Registered: ‎03-16-2018

AXI interface for LPDDR MIG

What is the reason that the LPDDR MIG does not support an AXI interface and thus cannot be used in IPI design flow?  Is there a workaround?

Using Vivado 2019.2 and UltraScale+ family parts.

Thanks!

H

0 Kudos
3 Replies
Highlighted
Xilinx Employee
Xilinx Employee
297 Views
Registered: ‎08-21-2007

LPDDR is only supported on Zynq Ultrascale+ within its PS. Please check with this.

0 Kudos
Highlighted
Moderator
Moderator
276 Views
Registered: ‎11-09-2017

Hi @hmleland.mms.rf 

MIG LPDDR IP doesn't support with AXI interface, following link provides packaging IP & IPI.

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug1118-vivado-creating-packaging-custom-ip.pdf

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
0 Kudos
Highlighted
Contributor
Contributor
251 Views
Registered: ‎03-16-2018

The DDR MIG supports an AXI interface and has the same memory interface as LPDDR (app_en, app_hi_pri, app_addr, app_cmd, etc.).  The work has already been done by Xilinx to support AXI for DDR so why is that excluded from LPDDR.  What is the reason that Xilinx does not support the AXI for LPDDR but does for DDR?  Are there technical limitations with LPDDR that prevent it or did Xilinx choose not to provide it?

0 Kudos