cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
vilas@s
Observer
Observer
417 Views
Registered: ‎07-27-2017

Board de-coupling frequency for Zynq ultrascale RFSOC device

Hi Team,

In our design using xilinx product with part number "XCZU47DR-2FFVE1156".

Need to run de-coupling analysis to ensure our designed PDN is well with in the limit. 

From the datasheet it is not mentioned what is the frequency range should be consider for board level de-couling  analysis (we are not including package and die parasitic).

Kindly provide the required information. 

Thanks,

Vilas Kumar S

 

 

 

0 Kudos
2 Replies
satguy
Explorer
Explorer
405 Views
Registered: ‎04-19-2018

 

To be honest, Altera (Intel) has more information for design at the board level. I had been designing boards myself a couple of times and my target was to keep plane impedances low up to close to 100 MHz and expect no weird peaks up to 1 GHz. 

0 Kudos
vilas@s
Observer
Observer
399 Views
Registered: ‎07-27-2017

I agree that usually board-decoupling should be taken care upto 100 MHz. But when i was perfroming the simulation for present design, the impedance plot was not meeting the requirement above 30MHz. 

So, i need to know like from what frequency range the package de-coupling will acts.

0 Kudos