UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor juweld
Visitor
342 Views
Registered: ‎08-27-2019

DDR4 SDRAM MIG Simulation failure

Jump to solution

I have tried to run behavioral simuation with example_design of DDR4 SDRAM external memory interface for "PHY only configuration".

But I am getting the below error.

 # log_wave -r /
# run 1000us
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps Iteration: 0 Process: /sim_tb_top/mem_model_x8.memModels_Ri1[0].memModel1[0].ddr4_model/_state/Initial11_125723

 

Can anyone help to solve it?

0 Kudos
1 Solution

Accepted Solutions
Visitor juweld
Visitor
271 Views
Registered: ‎08-27-2019

Re: DDR4 SDRAM MIG Simulation failure

Jump to solution

Hi Calebd,

 

Thanks for your response. I have debugged the reason behind it.

I am able to run the simulation with below change to my vivado tool settings..

1.simulation language->mixed

   Its one of the reason(previously I had kept it as verilog by mistake) why calibration was not happening and tb was hitting an infinite       wait state.

 

thanks 

Juwel

View solution in original post

2 Replies
Xilinx Employee
Xilinx Employee
288 Views
Registered: ‎01-09-2019

Re: DDR4 SDRAM MIG Simulation failure

Jump to solution

Hello @juweld 

That error makes me believe something in your environment or tool is having an issue.  This isn't really related to the MIG itself.  Have you been able to reproduce the issue (tried to run the simulation again on the same project)?  Could you go to your user data and delete a folder titled .Xil or .Xilinx and then try again?

Thanks,
Caleb
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Visitor juweld
Visitor
272 Views
Registered: ‎08-27-2019

Re: DDR4 SDRAM MIG Simulation failure

Jump to solution

Hi Calebd,

 

Thanks for your response. I have debugged the reason behind it.

I am able to run the simulation with below change to my vivado tool settings..

1.simulation language->mixed

   Its one of the reason(previously I had kept it as verilog by mistake) why calibration was not happening and tb was hitting an infinite       wait state.

 

thanks 

Juwel

View solution in original post