cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
377 Views
Registered: ‎05-25-2016

How to connect 8 pcs MT41K1G8SN to xc7vx690t?

I want to connect 8 pcs MT41K1G8SN to xc7vx690t using one DDR controller.

When I validate pinout in MIG, I don't confirm how to assign the following pins:

DDR3_CKE[0]

DDR3_CKE[1]

DDR3_ODT[0]

DDR3_ODT[1]

DDR3_CS_N[0]

DDR3_CS_N[1]

It seems that there are two groups of these three signals.

There are only one group of these three signals in the case of 4 pcs MT41K512M16.

Could anyone give me help?

Thanks!

0 Kudos
8 Replies
Highlighted
Xilinx Employee
Xilinx Employee
375 Views
Registered: ‎08-21-2007

回复: How to connect 8 pcs MT41K1G8SN to xc7vx690t?

When you used dual-rank DDR components/DIMMs in wizard, there will be two sets of these signals generated by IP.

0 Kudos
Highlighted
Explorer
Explorer
369 Views
Registered: ‎05-25-2016

回复: How to connect 8 pcs MT41K1G8SN to xc7vx690t?

I didn't use DIMMs in the wizard,.

My settings in the wizard is shown below:

1111.png

0 Kudos
Highlighted
Explorer
Explorer
265 Views
Registered: ‎05-25-2016

回复: How to connect 8 pcs MT41K1G8SN to xc7vx690t?

Could anyone help me ?
Thanks!
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
238 Views
Registered: ‎03-04-2018

回复: How to connect 8 pcs MT41K1G8SN to xc7vx690t?

Hello @mage ,

 

I’m not fully understand your issue, but if the memory part is not listed in the MIG GUI, please create custom part.

https://www.xilinx.com/support/documentation/ip_documentation/mig_7series/v4_2/ug586_7Series_MIS.pdf

 

 

Best regards,

Kshimizu

 

Product Application Engineer Xilinx Technical Support

-------------------------------------------------------

Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.  Please Give Kudos.

-------------------------------------------------------

ug586.PNG
0 Kudos
Highlighted
Explorer
Explorer
234 Views
Registered: ‎05-25-2016

回复: How to connect 8 pcs MT41K1G8SN to xc7vx690t?

Thanks for your reply!
I can chose MT41K1G8TRF whick is listed in the GUI.
My problem is how to connet these two 8 pcs MT41K1G8TRF to FPGA.
I am not sure how to deal with the following PINs:
DDR3_CKE[0]
DDR3_CKE[1]
DDR3_ODT[0]
DDR3_ODT[1]
DDR3_CS_N[0]
DDR3_CS_N[1]
0 Kudos
Highlighted
Explorer
Explorer
233 Views
Registered: ‎05-25-2016

回复: How to connect 8 pcs MT41K1G8SN to xc7vx690t?

I have make a mistake.
It's 8 pcs MT41K1G8TRF, not two 8 pcs MT41K1G8TRF
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
189 Views
Registered: ‎08-21-2007

回复: How to connect 8 pcs MT41K1G8SN to xc7vx690t?

Fly-by routing topology is required for these signals. Fly-by means that this group of lines is routed in a daisy-chain fashion and terminated appropriately at the end of the line.

0 Kudos
Highlighted
Explorer
Explorer
178 Views
Registered: ‎05-25-2016

回复: How to connect 8 pcs MT41K1G8SN to xc7vx690t?

Since MT41K1G8 has dual ranks, I am confused that how it could be connected to FPGA in single rank mode.

0 Kudos