cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
1,176 Views
Registered: ‎04-21-2017

How to setup 32-bit 2GB DDR3L MiG in Vivado

Jump to solution

Dear Forum,

 

I'm struggling to understand how I can setup a MiG implementation in Artix-7 that will deliver a 32-bit DDR3L interface that can address up to 2GB of data. Can this be done, and if it can, how?

 

TTFN.

 

DJE666

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
1,771 Views
Registered: ‎02-11-2014

Hey @dje666,

 

Which Artix-7 device are you planning on using? We do have the ability to get 2GB of addressable space in 7 Series MIG. For example, the MT41K512M8THD-15E is a 4Gb x8 DDR3L component. When you configure the core to use this component make sure to use 1.35V for Memory voltage and 32 for Data Width. I built the MIG IP in IP Integrator (which enables the AXI Interface), and you can see in Address Editor, that you can get a 2GB MAX address space for this configuration. This memory range is dependent on the AXI4 interface address width. This needs to be set to 31 (or higher) in order to get 2GB of addressable space.

 

I ended up going through the GUI and making a list of all the DDR3L 2GB addressable components for you in 2017.3:

MT41K512M8XX-107 - 4Gb x8 DDR3L

MT41K512M8XX-125 - 4Gb x8 DDR3L

MT41K512M8XX-15E - 4Gb x8 DDR3L

MT41K512M8THD-15E - 4Gb x8 DDR3L

MT41K1G8TRF-107 - 8Gb x8 DDR3L

MT41K1G8TRF-125 - 8Gb x8 DDR3L

 

Please let me know if you need any other assistance with issue.

 

Thanks,
Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

2 Replies
Highlighted
Moderator
Moderator
1,772 Views
Registered: ‎02-11-2014

Hey @dje666,

 

Which Artix-7 device are you planning on using? We do have the ability to get 2GB of addressable space in 7 Series MIG. For example, the MT41K512M8THD-15E is a 4Gb x8 DDR3L component. When you configure the core to use this component make sure to use 1.35V for Memory voltage and 32 for Data Width. I built the MIG IP in IP Integrator (which enables the AXI Interface), and you can see in Address Editor, that you can get a 2GB MAX address space for this configuration. This memory range is dependent on the AXI4 interface address width. This needs to be set to 31 (or higher) in order to get 2GB of addressable space.

 

I ended up going through the GUI and making a list of all the DDR3L 2GB addressable components for you in 2017.3:

MT41K512M8XX-107 - 4Gb x8 DDR3L

MT41K512M8XX-125 - 4Gb x8 DDR3L

MT41K512M8XX-15E - 4Gb x8 DDR3L

MT41K512M8THD-15E - 4Gb x8 DDR3L

MT41K1G8TRF-107 - 8Gb x8 DDR3L

MT41K1G8TRF-125 - 8Gb x8 DDR3L

 

Please let me know if you need any other assistance with issue.

 

Thanks,
Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

Highlighted
Explorer
Explorer
1,138 Views
Registered: ‎04-21-2017

Thanks Cory.

 

TTFN.

 

DJE666

0 Kudos