We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor tasulife
Registered: ‎04-05-2018

ISE 14.7 Simulating MIG output on MIRA part

 Hello friends!


I am using ISE 14.7 to implement designs on an ATLYS board, which has a MIRA EDE1116AXXX-8E part (according to the reference sheet).  I'm following UG416 and generated the MIG IPcore for the part.  However, I"m hitting a snag when trying to simulate the example project (the one with the traffic generator).  UG416 is describing files that are NOT there, so I'm having a hard time figuring out how to use the example project.   Here are the inconsistencies in UG416 from the project I generated.



UG416 Page 34:
Table 1-5: example_design/sim Directory File Descriptions
PROBLEM: sim folder is empty! (besides functional directory)



UG416 Page 45:
1. Go to this directory: <project_dir>/<component_name>/example_design/sim/functional
2. For ISim, type at the prompt: isim
PROBLEM: there is no isim file there.


So generally speaking, there doesn't seem to be the right files generated for the MIRA ddr2 part.  


I've attached the project that I setup, so you can take a look at the skimpy sim folder.  


Note that I'm a big noob so I appologize if I'm missing something implied.  Thanks!

0 Kudos
1 Reply
Registered: ‎02-11-2014

Re: ISE 14.7 Simulating MIG output on MIRA part

Hello @tasulife,


In the MIG Wizard when getting to the Memory Model page, we have special wording for Eplida Memory Models seen below:




This is why you do not see a memory model and/or a isim.exe delivered in the sim directory.




Don’t forget to reply, kudo, and accept as solution.