UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor hobietime
Visitor
338 Views
Registered: ‎07-09-2018

MIG with XCZU3 SFVA625 package

Jump to solution

My understanding is that the for a DDR4 PHY to be supported, a package needs 3 HP IO banks available in the same column, which the SFVA625 pacakge has (UG1075). However it appears it is not supported.

 

Why is this?

0 Kudos
1 Solution

Accepted Solutions
Scholar jg_bds
Scholar
320 Views
Registered: ‎02-01-2013

Re: MIG with XCZU3 SFVA625 package

Jump to solution
1 Reply
Scholar jg_bds
Scholar
321 Views
Registered: ‎02-01-2013

Re: MIG with XCZU3 SFVA625 package

Jump to solution