cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
JohnsonHu
Observer
Observer
578 Views
Registered: ‎08-13-2020

MIG7 setting unmatched on AC701

Hi,

I'm trying to re-target a design  from KC705 to AC701.

The MIG7 of KC705 works fine.

Thanks for the pdf file, xtp225_ac701_ming-c-2015, which has step-by-step setting statement of the MIG7. 

    DDR Clock period= 2500ps (400MHz)

    PLL input clock (CLKIN) =50000ps (200MHz)

however, after the MIG7 is configured and generated, CLKIN turns to be 100MHz (not as expected)?! 

Please help that if it's the limit of Artix or AC701?

Johnson 2020-11-03

0 Kudos
4 Replies
JohnsonHu
Observer
Observer
478 Views
Registered: ‎08-13-2020

Hi,

Here are some captures about my question:

1) MIG7 is configured based on the document: xtp225-ac701-mig-c-2015-1.pdf

JohnsonHu_0-1605608519404.png

2) Setting Input Clock as 200MHz during the step-by-step setting

JohnsonHu_2-1605608557979.png

3) the generated MIG whose SYS_CLK is 100MHz instead of 200MHz ?!

JohnsonHu_3-1605608760747.png

Please teach me what's going wrong ?

Johnson

0 Kudos
kren
Moderator
Moderator
452 Views
Registered: ‎08-21-2007

Please check the preriod constraint on the sys_clk and check if it's 5ns.

-----------------------------------------------------Please don't forget to give kudos or accept as solution if information provided is helpful.---------------------------------------------------------------------
0 Kudos
JohnsonHu
Observer
Observer
445 Views
Registered: ‎08-13-2020

Hi Kren:

The only constrain (selection) of sys_clk is at the configuration path. 

Anyway, the report shows what was set as below. 

*****************************************

Vivado Project Options:
Target Device : xc7a200t-fbg676
Speed Grade : -2
HDL : verilog
Synthesis Tool : VIVADO

/*******************************************************/
/* Controller 0 */
/*******************************************************/
Controller Options :
Memory : DDR3_SDRAM
Interface : AXI
Design Clock Frequency : 2500 ps ( 0.00 MHz)
Phy to Controller Clock Ratio : 4:1
Input Clock Period : 5000 ps
CLKFBOUT_MULT (PLL) : 4
DIVCLK_DIVIDE (PLL) : 1
VCC_AUX IO : 1.8V
Memory Type : SODIMMs
Memory Part : MT8JTF12864HZ-1G6

*************************************************************

Input Clock Period=5000 ps or 5ns, which implies 200MHz, right ?

Johnson

0 Kudos
kren
Moderator
Moderator
352 Views
Registered: ‎08-21-2007

Please check it in the top .xdc file.

-----------------------------------------------------Please don't forget to give kudos or accept as solution if information provided is helpful.---------------------------------------------------------------------
0 Kudos