UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
372 Views
Registered: ‎02-13-2019

Memory Interface Generator (MIG) with the Evaluation Board KC705

Jump to solution

I'd like to receive some advise in what I'm trying to do, of course if you can: I need to adapt the DDR3 read and write operations  to another design, basically I do not need a random pattern generator, instead I need to use own data for example data from other application. I've thought to cut the traffic generator but it is a large code. Some advises related to that?

thank you so much

0 Kudos
1 Solution

Accepted Solutions
Scholar dpaul24
Scholar
327 Views
Registered: ‎08-07-2014

Re: Memory Interface Generator (MIG) with the Evaluation Board KC705

Jump to solution

@jose09621,

I mean, I first need to study the code of the pattern generator and next create my state machine with that behavior.

Not necessary. But if you want to study & have time, go ahead, it would be good.

Do you know how to write the code for a counter and simple state machine?

If yes, then your state machine will just contain an incrementing or decrementing counter and it should drive the MIG i/f signals. You data generator is done.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
4 Replies
Scholar dpaul24
Scholar
370 Views
Registered: ‎08-07-2014

Re: Memory Interface Generator (MIG) with the Evaluation Board KC705

Jump to solution

@jose09621,

Some advises related to that?

It depends on your RTL skills, it is not that difficult in my opinion. I did it some years ago.

Just connect your own data generator state-machine to the MIG interface and you are good to go.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
Adventurer
Adventurer
332 Views
Registered: ‎02-13-2019

Re: Memory Interface Generator (MIG) with the Evaluation Board KC705

Jump to solution

I'm sorry I'm new in this, I appreciate your help.

And does my state machine should work as the pattern generator does? I mean, I first need to study the code of the pattern generator and next create my state machine with that behavior. 

 

thanks

0 Kudos
Scholar dpaul24
Scholar
328 Views
Registered: ‎08-07-2014

Re: Memory Interface Generator (MIG) with the Evaluation Board KC705

Jump to solution

@jose09621,

I mean, I first need to study the code of the pattern generator and next create my state machine with that behavior.

Not necessary. But if you want to study & have time, go ahead, it would be good.

Do you know how to write the code for a counter and simple state machine?

If yes, then your state machine will just contain an incrementing or decrementing counter and it should drive the MIG i/f signals. You data generator is done.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
Adventurer
Adventurer
319 Views
Registered: ‎02-13-2019

Re: Memory Interface Generator (MIG) with the Evaluation Board KC705

Jump to solution
thanks for your answers I'll try it and tell you how it worked
0 Kudos