UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
809 Views
Registered: ‎04-19-2016

QDRII+ SRAM and MIG Interface

Hello,

 

There are some questions about the MIG and QDRII+ implementation; 

 

  1. This memory part (CY7C2663KV18 - 450BZI) has a 2.5 Cycles read latency. Should I state this latency in the configuration of MIG IP? And for this purpose, which parameter do I set in MIG GUI?
  2. How should I decide that which IO banks will be used for this QDRII+ SRAM ? HP or HR banks? Could we use the HR banks for QDRII+ interface where QDRII+ SRAM works at the 300MHz ? What is the max frequency limit for HR banks? 
  3. This part has an input that is DOFF( PLL turn-off(active low)). MIG generated an output port that is qdriip_dll_off_n. I think that these two pins will be needed connect to each other. Right? 
  4. This SRAM is ODT cabaple. D[17:0], BWS[1:0] and K inputs should be on-die terminated. ODT resistor is calculated by another pin ZQ which is tied to GND by an RQ resistor. ODT resistor is determined by using the this RQ resistor. This RQ value is directly proportional to Xilinx HSTL buffer output impedance. How can we find the HSTL buffer output impedance  ? 
  5. MIG does not generate QVLD pin. It will be terminated according to the this  question in forum, right?( https://forums.xilinx.com/t5/Welcome-Join/QDR-connection-with-Virtex-7-XC7VX485T/td-p/746211) 
  6. I am confused a bit about the following connections between MIG and QDRII+ SRAM are correct or not ? 

MIG pin                  QDRII+ SRAM pin

 

qdriip_w_n --> WPS (write port select)

qdriip_r_n --> RPS ( read port select)

qdriip_bw_n[1:0] --> BWS[1:0] ( byte write select)

 

Thank you very much,

 

Tags (4)
0 Kudos
1 Reply
Moderator
Moderator
743 Views
Registered: ‎02-11-2014

Re: QDRII+ SRAM and MIG Interface

Hello @doner_t,

 

All of the information you requested is available in the following User Guides and Data Sheets:

 

https://www.xilinx.com/support/documentation/ip_documentation/mig_7series/v4_2/ug586_7Series_MIS.pd

https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf

https://www.xilinx.com/support/documentation/data_sheets/ds191-XC7Z030-XC7Z045-data-sheet.pdf

 

Please look through this documentation and your vendor data sheet and if you still have questions, then let us know.

 

Thanks,

Cory

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos