UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor laikos
Visitor
2,411 Views
Registered: ‎02-14-2010

Running MIG32 Example using PLL_BYPASS Mode for DDR3 on Virtex6 ML605 Board

Hi,

I have just gotten my Virtex6 ML605 Board about a week ago. I've tried a few application note including the DDR3 MIG32.

Currently there is need for me to run the DDR3 in PLL_BYPASS mode because of speed constraint of the internal driving logic that is coming into the MIG interface. At current, those logic are running at Max 10MHz.

How does the PLL_BYPASS Mode can be implemented on the ML605 Board?

 

 

Regards

SC Lai (Malaysia)

Tags (5)
0 Kudos