UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
02-27-2019 11:25 AM
Hey,
I am reconfiguring MMCME2_adv with DRP ports. I am able to reconfigure four registers (all ClkReg1). Procedure for reconfiguring is as follows:
With the other five registers that I want to configure, four Clkreg2 and one Divreg, I am unable to read back register values exactly on reserved bits. Instead of values, Xs are received. Apart from reserved bits, I receive correct register values as expected.
Please advise why I am getting Xs in some registers and bit values on other registers. How to rectify this problem? Snapshot of simulation is attached.
03-10-2019 10:27 PM
That's ok. You can leave them there and just check the functionality of the MMCM DRP.
02-28-2019 12:10 AM
Hey,
I am able to reconfigure MMCME2_adv in spite of Xs on reserved bits of some registers. However, i will surely want to know why some registers behave differently.
Thanks.
03-10-2019 10:27 PM
That's ok. You can leave them there and just check the functionality of the MMCM DRP.