UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
299 Views
Registered: ‎07-25-2018

Zynq UltraScale+ LPDDR4 signal skew

Hi,

In UG583 (v1.17), table 2-45, the CK to DQS skew-constraint is given as a single value: 500ps. For other types of DDR, this skew constraint is given as a range of acceptable values.

Could you explain please - is this a mistake? It seems wrong to tune our trace-delays to hit one specific large delay such as this.

The PS LPDDR4 PHY can run a up to 2400Mbs, at which frequency a skew of 500ps is greater than a bit-cell in duration. This is confusing, and so I need some clarification.

   What CK to DQS skew is needed for PS LPDDR4?

 

Best regards,

 

 - Brendan

 

 

0 Kudos
3 Replies
Highlighted
213 Views
Registered: ‎07-25-2018

Re: Zynq UltraScale+ LPDDR4 signal skew

Would it be possible for a Xilinx employee to comment on this?

 

Best regards,

 

 - Brendan

Tags (3)
0 Kudos
172 Views
Registered: ‎07-25-2018

Re: Zynq UltraScale+ LPDDR4 signal skew

Please could someone from Xilinx reply?

 

 - Brendan

0 Kudos
133 Views
Registered: ‎07-25-2018

Re: Zynq UltraScale+ LPDDR4 signal skew

Any help at all from Xilinx on this would be appreciated.

 

If you don't know, please say so, so I can move on.

 

Best regards,

 

 - Brendan

 

 

0 Kudos