cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
yhm
Adventurer
Adventurer
9,074 Views
Registered: ‎09-10-2013

abnormal phenomena of MIG 7Series

Jump to solution

Hi, all,

 

These days, I designed and tested the MIG 7Series of DDR3 SDRAM on the ACDC1.0 board.

I deal with the MIG 7Series by AXI bus.

 

In my test design, first ,  write a data on one address of SDRAM, second, read the data of the address continuously so that the chipscope can detect the data.

 

There is an abnormal phenomena when test.

The chipscopes indicates that the data is correct most of the time,

However sometimes the data is not correct and it will be normal later. The phenomena runs in cycles.

 

I do not know why? Or I do not provide enough information?

 

Thanks in advance!

Regards

 

yhm

0 Kudos
1 Solution

Accepted Solutions
vsrunga
Xilinx Employee
Xilinx Employee
15,804 Views
Registered: ‎07-11-2011

Hi,

 

Is this your own data or MIG traffic gen's?

As said earlier please run MIG example design and monitir the error status

 

Regards,

Vanitha

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented

View solution in original post

0 Kudos
3 Replies
vsrunga
Xilinx Employee
Xilinx Employee
9,061 Views
Registered: ‎07-11-2011

 

Hi,

 

I would suggest to test using MIG example design and see the status error signal.

If it is not seen then it could be your AXI/other blocks timing issue.

 

Regards,

Vanitha

 

 

 

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos
yhm
Adventurer
Adventurer
9,054 Views
Registered: ‎09-10-2013

Thanks for your advice.

 

I saved some pictures detected by the chipscope:

1, The data detected by the chipscope is correct. ( read the data of one address continuously )

1.png

2, Abnormal phenomena, two pictures, (read the data of one address continuously )

2.png

 

3.png

 

It seems that the timing issue?

 

Thanks again.

yhm

0 Kudos
vsrunga
Xilinx Employee
Xilinx Employee
15,805 Views
Registered: ‎07-11-2011

Hi,

 

Is this your own data or MIG traffic gen's?

As said earlier please run MIG example design and monitir the error status

 

Regards,

Vanitha

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented

View solution in original post

0 Kudos