UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

Artix 7 FPGA with DDR3

Highlighted
Visitor
Posts: 6
Registered: ‎07-28-2017

Artix 7 FPGA with DDR3

Hi,

 

 I need DDR3 Timing specification for Artix-7 FPGA for SI analysis. 

 

Please provide the Documents or .V model and do the needful.
Scholar
Posts: 395
Registered: ‎08-07-2014

Re: Artix 7 FPGA with DDR3

Hello,

 

the documents I guess, you can easily get via a search.

 

For a .v model of the DDR3, you have to work a bit.

Have Vivado Webpack installed. Generate a MIG core with DDR3 interfacing. From Vivado project, right-click on the generated core and create its example_design. Inside that example_design (this would be a new Vivado project), you find the DDR3 model.

--------------------------------------------------------------------------------------------------------
Being a non-Xilinx member, giving out "Kudos" or marking my posts as "Accept as solution" would trigger frequent and better future answers.
--------------------------------------------------------------------------------------------------------
Scholar
Posts: 1,849
Registered: ‎07-09-2009

Re: Artix 7 FPGA with DDR3

do you mean the timing from / to the artex ? 

 

what tool are you using for SI analysis ?

 

    the verilog file ( .v ) does not have the information for SI analysis,